alex/agb
1
0
Fork 0
mirror of https://github.com/italicsjenga/agb.git synced 2024-12-24 00:31:34 +11:00
Code Issues Packages Projects Releases Wiki Activity

change name of interrupt handler

Browse source 
it is no longer simple
This commit is contained in:
Corwin Kuiper 2021-06-27 02:46:32 +01:00
parent 007d4d3ff8
commit 7b05da4783
3 changed files with 5 additions and 5 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

2
agb/build.rs
View file

@ -1,8 +1,8 @@
fn main() { fn main() {
println!("cargo:rerun-if-changed=crt0.s"); println!("cargo:rerun-if-changed=crt0.s");
println!("cargo:rerun-if-changed=gba_mb.ld"); println!("cargo:rerun-if-changed=gba_mb.ld");
println!("cargo:rerun-if-changed=interrupt_simple.s");
println!("cargo:rerun-if-changed=src/sound/mixer/mixer.s"); println!("cargo:rerun-if-changed=src/sound/mixer/mixer.s");
println!("cargo:rerun-if-changed=interrupt_handler.s");
println!("cargo:rerun-if-changed=gfx/test_logo.png"); println!("cargo:rerun-if-changed=gfx/test_logo.png");
let out_file_name = "crt0.o"; let out_file_name = "crt0.o";

4
agb/crt0.s
View file

@ -18,7 +18,7 @@ b .Initialise_mb
swi 0x00250000 swi 0x00250000
@ Set interrupt handler @ Set interrupt handler
ldr r0, =InterruptHandlerSimple ldr r0, =InterruptHandler
ldr r1, =0x03007FFC ldr r1, =0x03007FFC
str r0, [r1] str r0, [r1]
@ -62,5 +62,5 @@ b .Initialise_mb
b 1b b 1b
.pool .pool
.include "interrupt_simple.s"
.include "src/sound/mixer/mixer.s" .include "src/sound/mixer/mixer.s"
.include "interrupt_handler.s"

4
agb/interrupt_simple.s → agb/interrupt_handler.s
View file

@ -1,9 +1,9 @@
@ An interrupt handler that simply acknowledges all interrupts @ An interrupt handler that simply acknowledges all interrupts
.arm .arm
.global InterruptHandlerSimple .global InterruptHandler
.section .iwram, "ax" .section .iwram, "ax"
.align .align
InterruptHandlerSimple: InterruptHandler:
ldr r2, =0x04000200 @ interrupt enable register location ldr r2, =0x04000200 @ interrupt enable register location
mov r1, #0 mov r1, #0