alex/gba
1
0
Fork 0
mirror of https://github.com/italicsjenga/gba.git synced 2025-01-11 11:31:31 +11:00
Code Issues Packages Projects Releases Wiki Activity

irqfn fix

Browse source
This commit is contained in:
Lokathor 2022-10-06 17:23:20 -06:00
parent ff16e0bbc6
commit 1fbf3077ac
2 changed files with 3 additions and 1 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

2
CHANGELOG.md
View file

@ -5,6 +5,8 @@
I had at first thought that they'd assign registers and then inline, but it I had at first thought that they'd assign registers and then inline, but it
turns out that the inline phase happens way before the register assignment turns out that the inline phase happens way before the register assignment
phase, so the macros were unnecessary (and clunky). phase, so the macros were unnecessary (and clunky).
* **Break:** The `IrqFn` type is changed to pass the function an `IrqBits`
instead of a bare `u16`.
* Adds a helper for using `stm` to set all controls of a DMA at once. * Adds a helper for using `stm` to set all controls of a DMA at once.
* Adds functions to pick a screenblock location (one for each screenblock * Adds functions to pick a screenblock location (one for each screenblock
type). type).

2
src/interrupts.rs
View file

@ -1,7 +1,7 @@
use crate::macros::{pub_const_fn_new_zeroed, u16_bool_field}; use crate::macros::{pub_const_fn_new_zeroed, u16_bool_field};
/// A function you want called during an interrupt. /// A function you want called during an interrupt.
pub type IrqFn = unsafe extern "C" fn(u16); pub type IrqFn = unsafe extern "C" fn(IrqBits);
#[derive(Debug, Clone, Copy, Default, PartialEq, Eq, PartialOrd, Ord, Hash)] #[derive(Debug, Clone, Copy, Default, PartialEq, Eq, PartialOrd, Ord, Hash)]
#[repr(transparent)] #[repr(transparent)]