Initial commit - r1 schematic, must fix bottom row

This commit is contained in:
Alex Janka 2016-07-16 11:49:57 +10:00
commit cecb9c593e
5 changed files with 5869 additions and 0 deletions

243
splitspace-cache.lib Normal file
View file

@ -0,0 +1,243 @@
EESchema-LIBRARY Version 2.3
#encoding utf-8
#
# ATmega32U4
#
DEF ATmega32U4 U 0 40 Y Y 1 F N
F0 "U" -900 1700 50 H V C CNN
F1 "ATmega32U4" -650 -1550 50 H V C CNN
F2 "" 1200 1100 50 H V C CNN
F3 "" 1200 1100 50 H V C CNN
$FPLIST
TQFP44
QFN
$ENDFPLIST
DRAW
S -950 1650 900 -1450 0 1 0 N
X (INT6/AIN0)PE6 1 1200 -650 300 L 50 50 1 1 I
X UVCC 2 -1250 1550 300 R 50 50 1 1 I
X D- 3 -1250 650 300 R 50 50 1 1 I
X D+ 4 -1250 750 300 R 50 50 1 1 I
X UGND 5 -1250 450 300 R 50 50 1 1 I
X UCAP 6 -1250 550 300 R 50 50 1 1 I
X VBUS 7 -1250 850 300 R 50 50 1 1 I
X (SS/PCINT0)PB0 8 1200 1550 300 L 50 50 1 1 I
X (SCLK/PCINT1)PB1 9 1200 1450 300 L 50 50 1 1 I
X (PDI/MOSI/PCINT2)PB2 10 1200 1350 300 L 50 50 1 1 I
X (RXD/INT2)PD2 20 1200 150 300 L 50 50 1 1 I
X (ADC13/OC1B/OC4B/PCINT13)PB6 30 1200 950 300 L 50 50 1 1 I
X (ADC1)PF1 40 1200 -950 300 L 50 50 1 1 I
X (PDO/MISO/PCINT3)PB3 11 1200 1250 300 L 50 50 1 1 I
X (TXD/INT3)PD3 21 1200 50 300 L 50 50 1 1 I
X (OC3A/~OC4A~)PC6 31 1200 650 300 L 50 50 1 1 I
X (ADC0)PF0 41 1200 -850 300 L 50 50 1 1 I
X (OC0A/OC1C/~RTS~/PCINT7)PB7 12 1200 850 300 L 50 50 1 1 I
X (XCK1/~CTS~)PD5 22 1200 -150 300 L 50 50 1 1 I
X (ICP3/CLK0/OC4A)PC7 32 1200 550 300 L 50 50 1 1 I
X AREF 42 -1250 1150 300 R 50 50 1 1 I
X RESET 13 -1250 150 300 R 50 50 1 1 I
X GND 23 -1250 -1250 300 R 50 50 1 1 I
X (~HWB~)PE2 33 1200 -550 300 L 50 50 1 1 I
X GND 43 -1250 -1150 300 R 50 50 1 1 I
X VCC 14 -1250 1450 300 R 50 50 1 1 I
X AVCC 24 -1250 1050 300 R 50 50 1 1 I
X VCC 34 -1250 1350 300 R 50 50 1 1 I
X AVCC 44 -1250 1250 300 R 50 50 1 1 I
X GND 15 -1250 -1350 300 R 50 50 1 1 I
X (ICP2/ADC8)PD4 25 1200 -50 300 L 50 50 1 1 I
X GND 35 -1250 -1050 300 R 50 50 1 1 I
X XTAL2 16 -1250 -550 300 R 50 50 1 1 I
X (T1/~OC4D~/ADC9)PD6 26 1200 -250 300 L 50 50 1 1 I
X (ADC7/TDI)PF7 36 1200 -1350 300 L 50 50 1 1 I
X XTAL1 17 -1250 -450 300 R 50 50 1 1 I
X (T0/OC4D/ADC10)PD7 27 1200 -350 300 L 50 50 1 1 I
X (ADC6/TDO)PF6 37 1200 -1250 300 L 50 50 1 1 I
X (OC0B/SCL/INT0)PD0 18 1200 350 300 L 50 50 1 1 I
X (ADC11/PCINT4)PB4 28 1200 1150 300 L 50 50 1 1 I
X (ADC5/TMS)PF5 38 1200 -1150 300 L 50 50 1 1 I
X (SDA/INT1)PD1 19 1200 250 300 L 50 50 1 1 I
X (ADC12/OC1A/~OC4B~/PCINT12)PB5 29 1200 1050 300 L 50 50 1 1 I
X (ADC4/TCK)PF4 39 1200 -1050 300 L 50 50 1 1 I
ENDDRAW
ENDDEF
#
# C
#
DEF C C 0 10 N Y 1 F N
F0 "C" 25 100 50 H V L CNN
F1 "C" 25 -100 50 H V L CNN
F2 "" 38 -150 50 H V C CNN
F3 "" 0 0 50 H V C CNN
$FPLIST
C?
C_????_*
C_????
SMD*_c
Capacitor*
$ENDFPLIST
DRAW
P 2 0 1 20 -80 -30 80 -30 N
P 2 0 1 20 -80 30 80 30 N
X ~ 1 0 150 110 D 40 40 1 1 P
X ~ 2 0 -150 110 U 40 40 1 1 P
ENDDRAW
ENDDEF
#
# Crystal
#
DEF Crystal Y 0 40 N N 1 F N
F0 "Y" 0 150 50 H V C CNN
F1 "Crystal" 0 -150 50 H V C CNN
F2 "" 0 0 50 H V C CNN
F3 "" 0 0 50 H V C CNN
$FPLIST
Crystal_*
$ENDFPLIST
DRAW
S -50 100 50 -100 0 1 12 N
P 2 0 1 12 -100 -50 -100 50 N
P 2 0 1 12 100 -50 100 50 N
X 1 1 -150 0 50 R 40 40 1 1 P
X 2 2 150 0 50 L 40 40 1 1 P
ENDDRAW
ENDDEF
#
# D
#
DEF D D 0 40 N N 1 F N
F0 "D" 0 100 50 H V C CNN
F1 "D" 0 -100 50 H V C CNN
F2 "" 0 0 50 H V C CNN
F3 "" 0 0 50 H V C CNN
$FPLIST
Diode_*
D-Pak_TO252AA
*SingleDiode
*_Diode_*
*SingleDiode*
$ENDFPLIST
DRAW
P 2 0 1 6 -50 50 -50 -50 N
P 3 0 1 0 50 50 -50 0 50 -50 F
X K 1 -150 0 100 R 50 50 1 1 P
X A 2 150 0 100 L 50 50 1 1 P
ENDDRAW
ENDDEF
#
# GND
#
DEF GND #PWR 0 0 Y Y 1 F P
F0 "#PWR" 0 -250 50 H I C CNN
F1 "GND" 0 -150 50 H V C CNN
F2 "" 0 0 50 H V C CNN
F3 "" 0 0 50 H V C CNN
DRAW
P 6 0 1 0 0 0 0 -50 50 -50 0 -100 -50 -50 0 -50 N
X GND 1 0 0 0 D 50 50 1 1 W N
ENDDRAW
ENDDEF
#
# ISP
#
DEF ISP U 0 40 Y Y 1 F N
F0 "U" 0 -50 60 H V C CNN
F1 "ISP" 0 50 60 H V C CNN
F2 "" 0 0 60 H V C CNN
F3 "" 0 0 60 H V C CNN
DRAW
S -350 -150 350 150 0 1 0 N
X MISO 1 -550 100 200 R 50 50 1 1 I
X VCC 2 550 100 200 L 50 50 1 1 I
X SCK 3 -550 0 200 R 50 50 1 1 I
X MOSI 4 550 0 200 L 50 50 1 1 I
X RST 5 -550 -100 200 R 50 50 1 1 I
X GND 6 550 -100 200 L 50 50 1 1 I
ENDDRAW
ENDDEF
#
# LED
#
DEF LED D 0 40 Y N 1 F N
F0 "D" 0 100 50 H V C CNN
F1 "LED" 0 -100 50 H V C CNN
F2 "" 0 0 50 H V C CNN
F3 "" 0 0 50 H V C CNN
$FPLIST
LED-3MM
LED-5MM
LED-10MM
LED-0603
LED-0805
LED-1206
LEDV
$ENDFPLIST
DRAW
P 2 0 1 0 -50 50 -50 -50 N
P 3 0 1 0 -80 -25 -125 -65 -120 -40 N
P 3 0 1 0 -65 -40 -110 -80 -105 -55 N
P 3 0 1 0 50 50 -50 0 50 -50 F
X K 1 -200 0 150 R 40 40 1 1 P
X A 2 200 0 150 L 40 40 1 1 P
ENDDRAW
ENDDEF
#
# R
#
DEF R R 0 0 N Y 1 F N
F0 "R" 80 0 50 V V C CNN
F1 "R" 0 0 50 V V C CNN
F2 "" -70 0 50 V V C CNN
F3 "" 0 0 50 H V C CNN
$FPLIST
R_*
Resistor_*
$ENDFPLIST
DRAW
S -40 -100 40 100 0 1 10 N
X ~ 1 0 150 50 D 50 50 1 1 P
X ~ 2 0 -150 50 U 50 50 1 1 P
ENDDRAW
ENDDEF
#
# SW_PUSH
#
DEF SW_PUSH SW 0 40 N N 1 F N
F0 "SW" 150 110 50 H V C CNN
F1 "SW_PUSH" 0 -80 50 H V C CNN
F2 "" 0 0 50 H V C CNN
F3 "" 0 0 50 H V C CNN
DRAW
S -170 50 170 60 0 1 0 N
P 4 0 1 0 -40 60 -30 90 30 90 40 60 N
X 1 1 -300 0 200 R 50 50 0 1 P I
X 2 2 300 0 200 L 50 50 0 1 P I
ENDDRAW
ENDDEF
#
# USB_OTG
#
DEF USB_OTG P 0 40 Y Y 1 F N
F0 "P" 325 -125 50 H V C CNN
F1 "USB_OTG" 0 200 50 H V C CNN
F2 "" -50 -100 50 V V C CNN
F3 "" -50 -100 50 V V C CNN
$FPLIST
USB*
$ENDFPLIST
DRAW
S -250 -150 250 150 0 1 0 N
S -205 -150 -195 -120 0 1 0 N
S -105 -150 -95 -120 0 1 0 N
S -5 -150 5 -120 0 1 0 N
S 95 -150 105 -120 0 1 0 N
S 195 -150 205 -120 0 1 0 N
X VCC 1 -200 -300 150 U 50 50 1 1 w
X D- 2 -100 -300 150 U 50 50 1 1 P
X D+ 3 0 -300 150 U 50 50 1 1 P
X ID 4 100 -300 150 U 50 50 1 1 W
X GND 5 200 -300 150 U 50 50 1 1 W
X shield 6 400 100 150 L 50 50 1 1 P
ENDDRAW
ENDDEF
#
#End Library

2703
splitspace.bak Normal file

File diff suppressed because it is too large Load diff

1
splitspace.kicad_pcb Normal file
View file

@ -0,0 +1 @@
(kicad_pcb (version 4) (host kicad "dummy file") )

60
splitspace.pro Normal file
View file

@ -0,0 +1,60 @@
update=Sat 25 Jun 2016 02:28:17 PM AEST
version=1
last_client=kicad
[pcbnew]
version=1
LastNetListRead=
UseCmpFile=1
PadDrill=0.600000000000
PadDrillOvalY=0.600000000000
PadSizeH=1.500000000000
PadSizeV=1.500000000000
PcbTextSizeV=1.500000000000
PcbTextSizeH=1.500000000000
PcbTextThickness=0.300000000000
ModuleTextSizeV=1.000000000000
ModuleTextSizeH=1.000000000000
ModuleTextSizeThickness=0.150000000000
SolderMaskClearance=0.000000000000
SolderMaskMinWidth=0.000000000000
DrawSegmentWidth=0.200000000000
BoardOutlineThickness=0.100000000000
ModuleOutlineThickness=0.150000000000
[cvpcb]
version=1
NetIExt=net
[eeschema]
version=1
LibDir=
[eeschema/libraries]
LibName1=power
LibName2=device
LibName3=transistors
LibName4=conn
LibName5=linear
LibName6=regul
LibName7=74xx
LibName8=cmos4000
LibName9=adc-dac
LibName10=memory
LibName11=xilinx
LibName12=microcontrollers
LibName13=dsp
LibName14=microchip
LibName15=analog_switches
LibName16=motorola
LibName17=texas
LibName18=intel
LibName19=audio
LibName20=interface
LibName21=digital-audio
LibName22=philips
LibName23=display
LibName24=cypress
LibName25=siliconi
LibName26=opto
LibName27=atmel
LibName28=contrib
LibName29=valves
[general]
version=1

2862
splitspace.sch Normal file

File diff suppressed because it is too large Load diff