alex/tesla-charge-controller
1
0
Fork 0
Code Releases 40 Packages 2 Activity Actions

v1.9.9-pre-12: fix pl load current
All checks were successful
Build and release .deb / Release (push) Successful in 55s
Details

Browse source
This commit is contained in:
Alex Janka 2024-12-30 22:07:28 +11:00
parent 4445f874ea
commit 9272aa20ad
3 changed files with 4 additions and 4 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

4
Cargo.lock generated
View file

@ -239,7 +239,7 @@ checksum = "613afe47fcd5fac7ccf1db93babcb082c5994d996f20b8b159f2ad1658eb5724"
[[package]] [[package]]
name = "charge-controller-supervisor" name = "charge-controller-supervisor"
version = "1.9.9-pre-11" version = "1.9.9-pre-12"
dependencies = [ dependencies = [
"chrono", "chrono",
"clap", "clap",
@ -2203,7 +2203,7 @@ dependencies = [
[[package]] [[package]]
name = "tesla-charge-controller" name = "tesla-charge-controller"
version = "1.9.9-pre-11" version = "1.9.9-pre-12"
dependencies = [ dependencies = [
"chrono", "chrono",
"clap", "clap",

2
Cargo.toml
View file

@ -4,7 +4,7 @@ default-members = ["charge-controller-supervisor"]
resolver = "2" resolver = "2"
[workspace.package] [workspace.package]
version = "1.9.9-pre-11" version = "1.9.9-pre-12"
[workspace.lints.clippy] [workspace.lints.clippy]
pedantic = "warn" pedantic = "warn"

2
charge-controller-supervisor/src/pl.rs
View file

@ -189,7 +189,7 @@ impl Pli {
duty_cycle: f64::from(self.read_ram(PlRamAddress::Dutycyc).await?) / 255., duty_cycle: f64::from(self.read_ram(PlRamAddress::Dutycyc).await?) / 255.,
internal_charge_current: f64::from(self.read_ram(PlRamAddress::Cint).await?) internal_charge_current: f64::from(self.read_ram(PlRamAddress::Cint).await?)
* (4. / 10.), * (4. / 10.),
internal_load_current: f64::from(self.read_ram(PlRamAddress::Lint).await?) * (4. / 10.), internal_load_current: f64::from(self.read_ram(PlRamAddress::Lint).await?) * (2. / 10.),
battery_temp: f64::from(self.read_ram(PlRamAddress::Battemp).await?), battery_temp: f64::from(self.read_ram(PlRamAddress::Battemp).await?),
regulator_state: self.read_ram(PlRamAddress::Rstate).await?.into(), regulator_state: self.read_ram(PlRamAddress::Rstate).await?.into(),
}) })