alex/rp-hal-boards
1
0
Fork 0
mirror of https://github.com/italicsjenga/rp-hal-boards.git synced 2025-01-11 13:01:30 +11:00
Code Issues Packages Projects Releases Wiki Activity

Generate sev in sio.fifo.write()

Browse source
This commit is contained in:
9names 2021-12-03 22:48:24 +11:00
parent 92f7c68d57
commit 6ab9cd7ed3
1 changed files with 3 additions and 0 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

3
rp2040-hal/src/sio.rs
View file

@ -109,6 +109,9 @@ impl SioFifo {
pub fn write(&mut self, value: u32) { pub fn write(&mut self, value: u32) {
let sio = unsafe { &(*pac::SIO::ptr()) }; let sio = unsafe { &(*pac::SIO::ptr()) };
sio.fifo_wr.write(|w| unsafe { w.bits(value) }); sio.fifo_wr.write(|w| unsafe { w.bits(value) });
// Fire off an event to the other core.
// This is required as the other core may be `wfe` (waiting for event)
cortex_m::asm::sev();
} }
/// Read from the inter-core FIFO. /// Read from the inter-core FIFO.