mirror of
https://github.com/italicsjenga/rp-hal-boards.git
synced 2024-12-24 21:21:31 +11:00
Remove hard coded clock speed from blink example.
This commit is contained in:
parent
07c183a636
commit
d5a07bc398
|
@ -25,8 +25,10 @@ use hal::pac;
|
||||||
|
|
||||||
// A GPIO trait we need
|
// A GPIO trait we need
|
||||||
use embedded_hal::digital::v2::OutputPin;
|
use embedded_hal::digital::v2::OutputPin;
|
||||||
|
use embedded_time::fixed_point::FixedPoint;
|
||||||
|
use rp2040_hal::clocks::Clock;
|
||||||
|
|
||||||
// The linker will place this boot block at the start of our program image. We
|
/// The linker will place this boot block at the start of our program image. We
|
||||||
// need this to help the ROM bootloader get our code up and running.
|
// need this to help the ROM bootloader get our code up and running.
|
||||||
#[link_section = ".boot2"]
|
#[link_section = ".boot2"]
|
||||||
#[used]
|
#[used]
|
||||||
|
@ -36,9 +38,6 @@ pub static BOOT2: [u8; 256] = rp2040_boot2::BOOT_LOADER;
|
||||||
/// if your board has a different frequency
|
/// if your board has a different frequency
|
||||||
const XTAL_FREQ_HZ: u32 = 12_000_000u32;
|
const XTAL_FREQ_HZ: u32 = 12_000_000u32;
|
||||||
|
|
||||||
/// Run RP2040 at 125 MHz
|
|
||||||
const SYS_FREQ_HZ: u32 = hal::pll::common_configs::PLL_SYS_125MHZ.vco_freq.0;
|
|
||||||
|
|
||||||
/// Entry point to our bare-metal application.
|
/// Entry point to our bare-metal application.
|
||||||
///
|
///
|
||||||
/// The `#[entry]` macro ensures the Cortex-M start-up code calls this function
|
/// The `#[entry]` macro ensures the Cortex-M start-up code calls this function
|
||||||
|
@ -56,7 +55,7 @@ fn main() -> ! {
|
||||||
let mut watchdog = hal::watchdog::Watchdog::new(pac.WATCHDOG);
|
let mut watchdog = hal::watchdog::Watchdog::new(pac.WATCHDOG);
|
||||||
|
|
||||||
// Configure the clocks
|
// Configure the clocks
|
||||||
let _clocks = hal::clocks::init_clocks_and_plls(
|
let clocks = hal::clocks::init_clocks_and_plls(
|
||||||
XTAL_FREQ_HZ,
|
XTAL_FREQ_HZ,
|
||||||
pac.XOSC,
|
pac.XOSC,
|
||||||
pac.CLOCKS,
|
pac.CLOCKS,
|
||||||
|
@ -68,7 +67,7 @@ fn main() -> ! {
|
||||||
.ok()
|
.ok()
|
||||||
.unwrap();
|
.unwrap();
|
||||||
|
|
||||||
let mut delay = cortex_m::delay::Delay::new(core.SYST, SYS_FREQ_HZ);
|
let mut delay = cortex_m::delay::Delay::new(core.SYST, clocks.system_clock.freq().integer());
|
||||||
|
|
||||||
// The single-cycle I/O block controls our GPIO pins
|
// The single-cycle I/O block controls our GPIO pins
|
||||||
let sio = hal::sio::Sio::new(pac.SIO);
|
let sio = hal::sio::Sio::new(pac.SIO);
|
||||||
|
|
Loading…
Reference in a new issue