mirror of
https://github.com/italicsjenga/rp-hal-boards.git
synced 2025-01-23 09:46:33 +11:00
Satisfies clippy
This commit is contained in:
parent
5620bdbd07
commit
64dee52dd5
1 changed files with 3 additions and 2 deletions
|
@ -54,7 +54,7 @@ impl<S: State, D: PhaseLockedLoopDevice> PhaseLockedLoop<S, D> {
|
||||||
fn transition<To: State>(self, state: To) -> PhaseLockedLoop<To, D> {
|
fn transition<To: State>(self, state: To) -> PhaseLockedLoop<To, D> {
|
||||||
PhaseLockedLoop {
|
PhaseLockedLoop {
|
||||||
device: self.device,
|
device: self.device,
|
||||||
state: state,
|
state,
|
||||||
}
|
}
|
||||||
}
|
}
|
||||||
|
|
||||||
|
@ -131,7 +131,8 @@ impl<D: PhaseLockedLoopDevice> PhaseLockedLoop<Disabled, D> {
|
||||||
where
|
where
|
||||||
R: Into<Hertz<u64>>,
|
R: Into<Hertz<u64>>,
|
||||||
{
|
{
|
||||||
const VCO_FREQ_RANGE: RangeInclusive<Hertz<u32>> = Hertz(400_000_000)..=Hertz(1600_000_000);
|
const VCO_FREQ_RANGE: RangeInclusive<Hertz<u32>> =
|
||||||
|
Hertz(400_000_000)..=Hertz(1_600_000_000);
|
||||||
const POSTDIV_RANGE: Range<u8> = 1..7;
|
const POSTDIV_RANGE: Range<u8> = 1..7;
|
||||||
const FBDIV_RANGE: Range<u16> = 16..320;
|
const FBDIV_RANGE: Range<u16> = 16..320;
|
||||||
|
|
||||||
|
|
Loading…
Add table
Reference in a new issue