gb-emu/src/processor/memory.rs

301 lines
9 KiB
Rust
Raw Normal View History

2023-02-12 09:46:47 +11:00
use self::rom::Rom;
2023-02-07 09:12:39 +11:00
use crate::{
2023-02-12 08:59:40 +11:00
processor::{clear_bit, get_bit, SplitRegister},
2023-02-07 09:12:39 +11:00
verbose_println,
};
2023-02-07 09:09:52 +11:00
use minifb::Key;
2023-02-07 09:12:39 +11:00
use std::io::{stdout, Write};
2023-02-07 09:09:52 +11:00
2023-02-07 09:19:50 +11:00
pub(crate) mod rom;
2023-02-06 20:54:26 +11:00
pub(crate) type Address = u16;
2023-02-09 17:30:38 +11:00
#[derive(Debug, Clone, Copy, PartialEq)]
2023-02-07 09:09:52 +11:00
enum JoypadBank {
Action,
Direction,
}
2023-02-09 17:30:38 +11:00
#[derive(Debug, Clone, Copy, PartialEq)]
2023-02-07 09:09:52 +11:00
struct Joypad {
bank_sel: JoypadBank,
down: bool,
up: bool,
left: bool,
right: bool,
start: bool,
select: bool,
b: bool,
a: bool,
}
impl Joypad {
fn as_register(&self) -> u8 {
let mut reg = 0xFF;
match self.bank_sel {
JoypadBank::Action => {
reg = clear_bit(reg, 5);
2023-02-07 09:09:52 +11:00
if self.start {
reg = clear_bit(reg, 3);
}
if self.select {
reg = clear_bit(reg, 2);
}
if self.b {
reg = clear_bit(reg, 1);
}
if self.a {
reg = clear_bit(reg, 0);
}
}
JoypadBank::Direction => {
reg = clear_bit(reg, 4);
2023-02-07 09:09:52 +11:00
if self.down {
reg = clear_bit(reg, 3);
}
if self.up {
reg = clear_bit(reg, 2);
}
if self.left {
reg = clear_bit(reg, 1);
}
if self.right {
reg = clear_bit(reg, 0);
}
}
}
reg
}
}
impl Default for Joypad {
fn default() -> Self {
Self {
bank_sel: JoypadBank::Action,
down: false,
up: false,
left: false,
right: false,
start: false,
select: false,
b: false,
a: false,
}
}
}
2023-02-06 20:54:26 +11:00
#[allow(dead_code)]
pub struct Memory {
2023-02-07 09:19:50 +11:00
bootrom: Vec<u8>,
2023-02-07 09:13:45 +11:00
bootrom_enabled: bool,
2023-02-12 09:46:47 +11:00
rom: Rom,
2023-02-07 09:13:45 +11:00
vram: [u8; 8192],
ram: [u8; 8192],
switchable_ram: [u8; 8192],
cpu_ram: [u8; 128],
oam: [u8; 160],
interrupts: u8,
2023-02-06 20:54:26 +11:00
pub(super) ime: bool,
pub(super) ime_scheduled: u8,
2023-02-07 09:13:45 +11:00
io: [u8; 76],
2023-02-06 20:54:26 +11:00
pub(super) user_mode: bool,
2023-02-07 09:09:52 +11:00
joypad: Joypad,
2023-02-06 20:54:26 +11:00
}
impl Memory {
2023-02-12 09:46:47 +11:00
pub fn init(bootrom: Vec<u8>, bootrom_enabled: bool, rom: Rom) -> Self {
2023-02-06 20:54:26 +11:00
Self {
bootrom,
bootrom_enabled,
rom,
vram: [0x0; 8192],
ram: [0x0; 8192],
switchable_ram: [0x0; 8192],
cpu_ram: [0x0; 128],
oam: [0x0; 160],
interrupts: 0x0,
ime: false,
ime_scheduled: 0x0,
io: [0xFF; 76],
user_mode: false,
2023-02-07 09:09:52 +11:00
joypad: Joypad::default(),
2023-02-06 20:54:26 +11:00
}
}
pub fn get(&self, address: Address) -> u8 {
match address {
0x0..0x8000 => {
// rom access
// todo - switchable rom banks
if self.bootrom_enabled && ((address as usize) < self.bootrom.len()) {
2023-02-12 09:41:34 +11:00
self.bootrom[address as usize]
2023-02-06 20:54:26 +11:00
} else {
2023-02-12 09:41:34 +11:00
self.rom.get(address)
2023-02-06 20:54:26 +11:00
}
}
2023-02-12 09:46:47 +11:00
0x8000..0xA000 => self.vram[(address - 0x8000) as usize],
2023-02-08 09:06:21 +11:00
0xA000..0xC000 => {
// cart ram
2023-02-11 21:43:36 +11:00
self.rom.get_ram(address)
2023-02-08 09:06:21 +11:00
}
2023-02-12 09:46:47 +11:00
0xC000..0xE000 => self.ram[(address - 0xC000) as usize],
0xE000..0xFE00 => self.ram[(address - 0xE000) as usize],
0xFE00..0xFEA0 => self.oam[(address - 0xFE00) as usize],
0xFEA0..0xFF00 => 0xFF,
2023-02-06 21:00:56 +11:00
0xFF00..0xFF4C => self.get_io(address),
2023-02-06 20:54:26 +11:00
0xFF4C..0xFF80 => {
// println!("empty space 2 read");
2023-02-12 09:41:34 +11:00
0xFF
2023-02-06 20:54:26 +11:00
}
2023-02-12 09:46:47 +11:00
0xFF80..0xFFFF => self.cpu_ram[(address - 0xFF80) as usize],
0xFFFF => self.interrupts,
2023-02-06 20:54:26 +11:00
}
}
pub fn set(&mut self, address: Address, data: u8) {
match address {
0x0..0x8000 => {
// change this with MBC code...
2023-02-09 12:18:13 +11:00
self.rom.set(address, data);
2023-02-06 20:54:26 +11:00
}
0x8000..0xA000 => {
self.vram[(address - 0x8000) as usize] = data;
}
0xA000..0xC000 => {
2023-02-11 21:43:36 +11:00
self.rom.set_ram(address, data);
2023-02-06 20:54:26 +11:00
}
0xC000..0xE000 => {
self.ram[(address - 0xC000) as usize] = data;
}
0xE000..0xFE00 => {
self.ram[(address - 0xE000) as usize] = data;
}
0xFE00..0xFEA0 => {
self.oam[(address - 0xFE00) as usize] = data;
}
0xFEA0..0xFF00 => {
// println!("empty space write: {:#X} to addr {:#X}", data, address);
}
2023-02-06 21:00:56 +11:00
0xFF00..0xFF4C => {
self.set_io(address, data);
2023-02-06 20:54:26 +11:00
stdout().flush().unwrap();
}
0xFF50 => {
self.bootrom_enabled = false;
}
2023-02-09 12:18:13 +11:00
0xFF4C..0xFF50 | 0xFF51..0xFF80 => {}
2023-02-06 20:54:26 +11:00
0xFF80..0xFFFF => {
self.cpu_ram[(address - 0xFF80) as usize] = data;
}
0xFFFF => {
verbose_println!("interrupts set to {:#b}", data);
verbose_println!(" / {:#X}", data);
self.interrupts = data;
}
}
}
2023-02-06 21:00:56 +11:00
fn get_io(&self, address: Address) -> u8 {
if address == 0xFF00 {
2023-02-07 09:09:52 +11:00
return self.joypad.as_register();
2023-02-06 21:00:56 +11:00
}
2023-02-12 09:41:34 +11:00
self.io[(address - 0xFF00) as usize]
2023-02-06 21:00:56 +11:00
}
fn set_io(&mut self, address: Address, data: u8) {
let addr_l = (address - 0xFF00) as usize;
if !self.user_mode {
self.io[addr_l] = data;
} else {
match address {
0xFF02 => {
if data == 0x81 {
print!("{}", self.get(0xFF01) as char);
stdout().flush().unwrap();
}
}
0xFF04 => self.io[addr_l] = 0,
2023-02-07 08:38:21 +11:00
0xFF00 => {
// joypad
2023-02-07 09:09:52 +11:00
if !get_bit(data, 5) {
self.joypad.bank_sel = JoypadBank::Action
}
if !get_bit(data, 4) {
self.joypad.bank_sel = JoypadBank::Direction
}
2023-02-07 08:38:21 +11:00
}
0xFF11 | 0xFF14 | 0xFF16 | 0xFF19 | 0xFF1E | 0xFF23 | 0xFF26 => {
// sound
self.io[addr_l] = data;
2023-02-07 08:38:21 +11:00
}
0xFF41 => {
// mixed read/write
self.io[addr_l] = (self.io[addr_l] & 0b00000111) | (data & 0b11111000)
2023-02-06 21:10:13 +11:00
}
2023-02-07 08:38:21 +11:00
0xFF4D | 0xFF56 => {
// cgb only
self.io[addr_l] = data;
2023-02-07 08:38:21 +11:00
}
2023-02-06 21:10:13 +11:00
0xFF44 | 0xFF76 | 0xFF77 => {
// read-only addresses
2023-02-12 09:41:34 +11:00
println!("BANNED write: {data:#X} to {address:#X}");
2023-02-06 21:10:13 +11:00
}
2023-02-09 12:14:55 +11:00
0xFF46 => {
if data > 0xDF {
2023-02-12 09:41:34 +11:00
panic!("dma transfer out of bounds: {data:#X}");
2023-02-09 12:14:55 +11:00
}
2023-02-09 12:31:57 +11:00
self.io[addr_l] = data;
2023-02-09 12:14:55 +11:00
let mut addr: u16 = 0x0;
addr.set_high(data);
for l in 0x0..0xA0 {
addr.set_low(l);
self.oam[l as usize] = self.get(addr);
}
}
2023-02-06 21:00:56 +11:00
_ => {
self.io[addr_l] = data;
}
}
}
}
2023-02-07 09:09:52 +11:00
2023-02-09 17:30:38 +11:00
pub fn update_pressed_keys(&mut self, keys: Vec<Key>) -> bool {
2023-02-12 09:41:34 +11:00
let old = self.joypad;
2023-02-07 09:09:52 +11:00
self.joypad.down = keys.contains(&Key::Down) || keys.contains(&Key::S);
self.joypad.up = keys.contains(&Key::Up) || keys.contains(&Key::W);
self.joypad.left = keys.contains(&Key::Left) || keys.contains(&Key::A);
self.joypad.right = keys.contains(&Key::Right) || keys.contains(&Key::D);
self.joypad.start = keys.contains(&Key::Equal);
self.joypad.select = keys.contains(&Key::Minus);
self.joypad.a = keys.contains(&Key::Apostrophe);
self.joypad.b = keys.contains(&Key::Semicolon);
2023-02-09 17:30:38 +11:00
self.joypad != old
}
2023-02-12 08:51:23 +11:00
pub(super) fn cpu_ram_init(&mut self) {
self.set(0xFF04, 0xAD);
self.set(0xFF10, 0x80);
self.set(0xFF11, 0xBF);
self.set(0xFF12, 0xF3);
self.set(0xFF14, 0xBF);
self.set(0xFF16, 0x3F);
self.set(0xFF19, 0xBF);
self.set(0xFF1A, 0x7F);
self.set(0xFF1B, 0xFF);
self.set(0xFF1C, 0x9F);
self.set(0xFF1E, 0xBF);
self.set(0xFF20, 0xFF);
self.set(0xFF23, 0xBF);
self.set(0xFF24, 0x77);
self.set(0xFF25, 0xF3);
self.set(0xFF26, 0xF1);
self.set(0xFF40, 0x91);
self.set(0xFF47, 0xFC);
self.set(0xFF48, 0xFF);
self.set(0xFF49, 0xFF);
for i in 0xC000..0xE000 {
self.set(i, if rand::random() { 0xFF } else { 0x00 });
}
}
2023-02-06 20:54:26 +11:00
}